XC9572

high-performance CPLD, XC9572, 10ns, 100TQFP, 72 I/O

Rated 5 Rating 5 | reviews | Write a review

Price:: US $5.00~100.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $5.00~100.00

PartNumber:: XC9572

Brand:: Xilinx, Inc - Xilinx | Pack: PLCC | D/C: 06+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Mr. chris's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-07-07

From Other Seller

Part Number:XC9572
US $5.00 - 100.00
FM31256-G

US $2.40 - 4.20 / Piece
(0) Remove
HT46R47

US $0.35 - 1.50 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC9572 is a high-performance CPLD providing advanced in-system programming and test capabilities for general purpose logic integration. The XC9572 is comprised of eight 36V18 Function Blocks, providing 1,600 usable gates with propagation delays of 7.5 ns.

Parametrics

XC9572 absolute maximum ratings: (1)VCC, Supply voltage relative to GND: –0.5 to 7.0 V; (2)VIN, Input voltage relative to GND: –0.5 to VCC + 0.5 V; (3)VTS, Voltage applied to 3-state output: –0.5 to VCC + 0.5 V; (4)TSTG, Storage temperature (ambient): –65 to +150℃; (5)TJ, Junction temperature: +150℃.

Features

XC9572 features: (1)7.5 ns pin-to-pin logic delays on all pins; (2)fCNT to 125 MHz; (3)72 macrocells with 1,600 usable gates; (4)Up to 72 user I/O pins; (5)5V in-system programmable; (6)Endurance of 10,000 program/erase cycles; (7)Program/erase over full commercial voltage and temperature range; (8)Enhanced pin-locking architecture; (9)Flexible 36V18 Function Block; (10)90 product terms drive any or all of 18 macrocells within Function Block; (11)Global and product term clocks, output enables, set and reset signals; (12)Extensive IEEE Std 1149.1 boundary-scan (JTAG) support; (13)Programmable power reduction mode in each macrocell; (14)Slew rate control on individual outputs; (15)User programmable ground pin capability; (16)Extended pattern security features for design protection; (17)High-drive 24 mA outputs; (18)3.3V or 5V I/O capability; (19)Advanced CMOS 5V FastFLASH technology; (20)Supports parallel programming of more than one XC9500 concurrently; (21)Available in 44-pin PLCC, 84-pin PLCC, 100-pin PQFP, and 100-pin TQFP packages.